Artículo en prensa

All-hardware SIFT implementation for real-time VGA images feature extraction

Journal ip
Journal of Real-Time Image Processing
  • Fecha: 05 mayo 2018
  • Páginas: 1-12
  • ISSN: 18618200
  • Tipo de fuente: Revista
  • DOI: 10.1007/s11554-018-0781-0
  • Tipo de documento: Artículo en prensa
  • Editorial: Springer Verlag
© 2018 Springer-Verlag GmbH Germany, part of Springer Nature This paper presents a real time hardware implementation of the scale invariant feature transform (SIFT) algorithm. To achieve real time requirements, pipeline structures have been widely exploited both in the keypoint extraction and in the descriptor generation stages. Simplifications to the original algorithm have been also applied to allow a simpler hardware implementation. The proposed architecture has been synthesized on a Xilinx Virtex 5 FPGA. It generates 3072 descriptor vectors for VGA images at 99 frames per second at a clock rate of 100 MHz.

Palabras clave del autor

    Palabras clave indexadas

      Detalles de financiación