Evaluation of stereo correspondence algorithms and their implementation on FPGA

Journal ar
Journal of Systems Architecture
  • Volumen: 60
  • Número: 1
  • Fecha: 01 enero 2014
  • Páginas: 22-31
  • ISSN: 13837621
  • Tipo de fuente: Revista
  • DOI: 10.1016/j.sysarc.2013.11.006
  • Tipo de documento: Artículo
The accuracy of stereo vision has been considerably improved in the last decade, but real-time stereo matching is still a challenge for embedded systems where the limited resources do not permit fast operation of sophisticated approaches. This work presents an evaluation of area-based algorithms used for calculating distance in stereoscopic vision systems, their hardware architectures for implementation on FPGA and the cost of their accuracies in terms of FPGA hardware resources. The results show the trade-off between the quality of such maps and the hardware resources which each solution demands, so they serve as a guide for implementing stereo correspondence algorithms in real-time processing systems.© 2013 Elsevier B.V. All rights reserved.

Palabras clave del autor

    Palabras clave indexadas

      Detalles de financiación