Conference Paper

Comparative analysis of two operational amplifier topologies for a 40MS/s 12-bit pipelined ADC in 0.35 ¿m CMOS

Conference Proceeding cp
Proceedings - 2008 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT
  • Fecha: 22 September 2008
  • Páginas: 121-124
  • ISBN: 9781424418114
  • Source Type: Conference Proceeding
  • DOI: 10.1109/ICICDT.2008.4567260
  • Document Type: Conference Paper
This paper describes a comparative analysis between two topologies of operational amplifiers to design a 40 MS/s 12-Bit pipeline analog to digital converter (ADC). The analysis includes AC and transient simulation to select the proper topology. This ADC is implemented in a 0.35¿m AMS CMOS technology with 3.3V single power supply. The capacitors and selected operational amplifiers were scaled for low power dissipation. All analog components of this pipeline ADC are fully differential, as there are dynamic comparators, analog multiplexers and operational amplifiers with gain boosting. © 2008 IEEE.

Author keywords

    Indexed keywords

      Funding details